# MOSFET - Power, Single N-Channel, DUAL COOL®, DFN8 5x6

## 40 V, 0.85 mΩ, 313 A

## NTMFSC0D9N04CL

| $V_{SSS}$ | $R_{SS(ON)}$ MAX | $I_D$ MAX |
|---|---|---|
| 40 V | 0.85 mΩ @ 10 V | 313 A |
| | 1.3 mΩ @ 4.5 V | |

### Features

- Advanced Dual−Sided Cooled Packaging
- Ultra Low $R_{DS(on)}$ to Minimize Conduction Losses
- MSL1 Robust Packaging Design
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

### Typical Applications

- Orring FET/Load Switching
- Synchronous Rectifier
- DC−DC Conversion



**DFN8 5x6**
**CASE 506EG**

### MARKING DIAGRAM



3KAYWZ

3K = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
Z = Assembly Lot Code

### N−Channel MOSFET



**MAXIMUM RATINGS** ($T_J$ = 25°C, Unless otherwise specified)

| Parameter | | | Symbol | Value | Unit |
|---|---|---|---|---|---|
| Drain−to−Source Voltage | | | $V_{DSS}$ | 40 | V |
| Gate−to−Source Voltage | | | $V_{GS}$ | ±20 | V |
| Continuous Drain Current $R_{\theta JC}$ (Note 2) | Steady State | $T_C$ = 25°C | $I_D$ | 313 | A |
| Power Dissipation $R_{\theta JC}$ (Note 2) | | | $P_D$ | 167 | W |
| Continuous Drain Current $R_{\theta JA}$ (Note 1, 2) | Steady State | $T_A$ = 25°C | $I_D$ | 49.5 | A |
| Power Dissipation $R_{\theta JA}$ (Note 1, 2) | | | $P_D$ | 3.8 | W |
| Pulsed Drain Current | $T_A$ = 25°C, $t_p$ = 10 μs | | $I_{DM}$ | 900 | A |
| Operating Junction and Storage Temperature Range | | | $T_J$, $T_{stg}$ | −55 to +175 | °C |
| Source Current (Body Diode) | | | $I_S$ | 169 | A |
| Single Pulse Drain−to−Source Avalanche Energy ($I_{L(pk)}$ = 29 A) | | | $E_{AS}$ | 706 | mJ |
| Lead Temperature Soldering Reflow for Soldering Purposes (1/8″ from case for 10 s) | | | $T_L$ | 300 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface−mounted on FR4 board using 1 in² pad size, 1 oz Cu pad.
2. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

**THERMAL CHARACTERISTICS**

| Symbol | Parameter | Max | Unit |
|---|---|---|---|
| $R_{\theta JC}$ | Junction−to−Case (Bottom) − Steady State (Note 3) | 0.9 | °C/W |
| $R_{\theta JC}$ | Junction−to−Case (Top) − Steady State (Note 3) | 1.4 | |
| $R_{\theta JA}$ | Junction−to−Ambient − Steady State (Note 3) | 39 | |

3. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

**ELECTRICAL CHARACTERISTICS** ($T_J$ = 25°C unless otherwise noted)

| Parameter | Symbol | Test Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| **OFF CHARACTERISTICS** | | | | | | | |
| Drain−to−Source Breakdown Voltage | $V_{(BR)DSS}$ | $V_{GS}$ = 0 V, $I_D$ = 250 μA | | 40 | | | V |
| Drain−to−Source Breakdown Voltage Temperature Coefficient | $V_{(BR)DSS} / T_J$ | $I_D$ = 250 μA, ref to 25°C | | | 21.2 | | mV/°C |
| Zero Gate Voltage Drain Current | $I_{DSS}$ | $V_{GS}$ = 0 V, $V_{DS}$ = 40 V | $T_J$ = 25°C | | | 10 | μA |
| | | | $T_J$ = 125°C | | | 100 | |
| Gate−to−Source Leakage Current | $I_{GSS}$ | $V_{DS}$ = 0 V, $V_{GS}$ = 20 V | | | | 100 | nA |
| **ON CHARACTERISTICS** (Note 4) | | | | | | | |
| Gate Threshold Voltage | $V_{GS(TH)}$ | $V_{GS}$ = $V_{DS}$, $I_D$ = 250 μA | | 1.2 | | 2.0 | V |
| Negative Threshold Temperature Coefficient | $V_{GS(TH)} / T_J$ | $I_D$ = 250 μA, ref to 25°C | | | −5.8 | | mV/°C |
| Drain−to−Source On Resistance | $R_{DS(on)}$ | $V_{GS}$ = 10 V, $I_D$ = 50 A | | | 0.65 | 0.85 | mΩ |
| | | $V_{GS}$ = 4.5 V, $I_D$ = 50 A | | | 1 | 1.3 | |
| Gate−Resistance | $R_G$ | $T_A$ = 25°C | | | 1.8 | | Ω |
| **CHARGES & CAPACITANCES** | | | | | | | |
| Input Capacitance | $C_{ISS}$ | $V_{GS}$ = 0 V, f = 1 MHz, $V_{DS}$ = 20 V | | | 8500 | | pF |
| Output Capacitance | $C_{OSS}$ | | | | 3400 | | |
| Reverse Transfer Capacitance | $C_{RSS}$ | | | | 110 | | |
| Total Gate Charge | $Q_{G(TOT)}$ | $V_{GS}$ = 4.5 V, $V_{DS}$ = 20 V, $I_D$ = 50 A | | | 61 | | nC |
| Total Gate Charge | $Q_{G(TOT)}$ | $V_{GS}$ = 10 V, $V_{DS}$ = 20 V, $I_D$ = 50 A | | | 143 | | |
| Gate−to−Source Charge | $Q_{GS}$ | | | | 27 | | |
| Gate−to−Drain Charge | $Q_{GD}$ | | | | 19 | | |
| Plateau Voltage | $V_{GP}$ | | | | 2.7 | | V |
| **SWITCHING CHARACTERISTICS** (Note 4) | | | | | | | |
| Turn−On Delay Time | $t_{d(ON)}$ | $V_{GS}$ = 4.5 V, $V_{DS}$ = 32 V, $I_D$ = 50 A, $R_G$ = 2.5 Ω | | | 20.2 | | ns |
| Rise Time | $t_r$ | | | | 94.6 | | |
| Turn−Off Delay Time | $t_{d(OFF)}$ | | | | 77.8 | | |
| Fall Time | $t_f$ | | | | 111 | | |
| **DRAIN−SOURCE DIODE CHARACTERISTICS** | | | | | | | |
| Forward Diode Voltage | $V_{SD}$ | $V_{GS}$ = 0 V, $I_S$ = 50 A | $T_J$ = 25°C | | 0.75 | 1.2 | V |
| | | | $T_J$ = 125°C | | 0.6 | | |
| Reverse Recovery Time | $t_{RR}$ | $V_{GS}$ = 0 V, $dI_S/dt$ = 100 A/μs, $I_S$ = 50 A | | | 92 | | ns |
| Reverse Recovery Charge | $Q_{RR}$ | | | | 170 | | nC |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Switching characteristics are independent of operating junction temperatures.

# NTMFSC0D9N04CL

## TYPICAL CHARACTERISTICS



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance vs. Gate−to−Source Voltage



Figure 4. On−Resistance vs. Drain Current and Gate Voltage



Figure 5. On−Resistance Variation with Temperature



Figure 6. Drain−to−Source Leakage Current vs. Voltage

## TYPICAL CHARACTERISTICS



**Figure 7. Capacitance Variation**



**Figure 8. Gate–to–Source and Drain–to–Source Voltage vs. Total Charge**



**Figure 9. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 10. Diode Forward Voltage vs. Current**



**Figure 11. Safe Operating Area**



**Figure 12. $I_{PEAK}$ vs. Time in Avalanche**

# NTMFSC0D9N04CL

## TYPICAL CHARACTERISTICS



**Figure 13. Thermal Characteristics – $R_{\theta JA}(t)$ (°C/W)**



**Figure 14. Thermal Characteristics – $R_{\theta JC}(t)$ (°C/W)**

## ORDERING INFORMATION

| Device | Device Marking | Package | Shipping† |
|---|---|---|---|
| NTMFSC0D9N04CL | 3K | DFN8 5x6 (Pb−Free/Halogen Free) | 3000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

**DFN8 5x6.15, 1.27P, DUAL COOL**
CASE 506EG
ISSUE D

DATE 25 AUG 2020

**TOP VIEW**

**SIDE VIEW**

**DETAIL "A"**
SCALE: 2:1

**FRONT VIEW**

SEE DETAIL "B"

**DETAIL "B"**
SCALE: 2:1

SEATING PLANE

**BOTTOM VIEW**

**LAND PATTERN RECOMMENDATION**

KEEP OUT AREA

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

| DIM | MILLIMETERS | | |
|-----|------|------|------|
|     | MIN. | NOM. | MAX. |
| A   | 0.85 | 0.90 | 0.95 |
| A1  | -    | -    | 0.05 |
| A2  | -    | -    | 0.05 |
| b   | 0.31 | 0.41 | 0.51 |
| b1  | 0.21 | 0.31 | 0.41 |
| c   | 0.20 | 0.25 | 0.30 |
| D   | 4.90 | 5.00 | 5.10 |
| D1  | 4.80 | 4.90 | 5.00 |
| D2  | 3.67 | 3.82 | 3.97 |
| D3  | 2.60 REF | | |
| D4  | 0.86 REF | | |
| E   | 6.05 | 6.15 | 6.25 |
| E1  | 5.70 | 5.80 | 5.90 |
| E2  | 3.38 | 3.48 | 3.58 |
| E3  | 3.30 REF | | |
| E4  | 0.50 REF | | |
| E5  | 0.34 REF | | |
| E6  | 0.30 REF | | |
| E7  | 0.52 REF | | |
| e   | 1.27 BSC | | |
| 1/2e | 0.635 BSC | | |
| K   | 1.30 | 1.40 | 1.50 |
| L   | 0.56 | 0.66 | 0.76 |
| L1  | 0.52 | 0.62 | 0.72 |
| Θ   | 0°   | ---  | 12°  |

**GENERIC MARKING DIAGRAM\***

AYWWZZ
XXXXXX

XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON84257G | | |
|---|---|---|---|
| DESCRIPTION: | DFN8 5x6.15, 1.27P, DUAL COOL | | PAGE 1 OF 1 |

## ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS**:
**Technical Library:** www.onsemi.com/design/resources/technical−documentation
**onsemi Website:** www.onsemi.com

**ONLINE SUPPORT**: www.onsemi.com/support
**For additional information, please contact your local Sales Representative at**
www.onsemi.com/support/sales

◊

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[onsemi](#):

[NTMFSC0D9N04CL](#)