TEXAS INSTRUMENTS

TS3USB30

SCDS237F – AUGUST 2007 – REVISED AUGUST 2015

TS3USB30 High-Speed USB 2.0 (480-MBPS) 1:2 Multiplexer/Demultiplexer Switch With Single Enable

1 Features

- V_{CC} Operation at 3 V and 4.3 V
- 1.8-V Compatible Control-Pin Inputs
- I_{OFF} Supports Partial Power-Down-Mode Operation
- R_{on} = 10 Ω Maximum
- ΔR_{on} <0.35 Ω Typical
- $C_{io(ON)}$ = 7 pF Typical
- Low Power Consumption (1 µA Maximum)
- ESD Performance Tested Per JESD 22
  - 6000-V Human Body Model (HBM) (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
  - 250-V Machine Model (A115-A)
- –3-dB Bandwidth = 955 MHz Typical
- Packaged in 10-pin UQFN (1.4 mm × 1.8 mm)

2 Applications

- Routes Signals for USB 1.0, 1.1, and 2.0
- Mobile Industry Processor Interface (MIPI) Signal Routing

3 Description

The TS3USB30 is a high-bandwidth switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (955 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3USB30	UQFN (10)	1.80 mm × 1.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Functional Block Diagram

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (September 2010) to Revision F　　　　　　　　　　　　　　　　　　　　　　**Page**

*   Added *Pin Configuration and Functions* section, *Handling Rating* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section 1
*   Removed *Ordering Information* table 1

5 Pin Configuration and Functions

RSW Package
10-Pin UQFN
Top View

RSW Package
10-Pin UQFN
Bottom View

Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	D1+	I/O	Data signal path
2	D2+	I/O	Data signal path
3	D+	I/O	Data signal path
4	GND	—	Ground
5	D–	I/O	Data signal path
6	D2–	I/O	Data signal path
7	D1–	I/O	Data signal path
8	$\overline{OE}$	I	Bus-Switch Enable
9	V_{CC}	—	Voltage Supply
10	S	I	Select Input

Product Folder Links: *TS3USB30*

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage		−0.5	7	V
V_{IN}	Control input voltage[2][3]		−0.5	7	V
$V_{I/O}$	Signal path I/O voltage[2][3][4]	D+, D– when V_{CC} > 0	−0.5	V_{CC} + 0.3	V
		D+, D– when V_{CC} = 0	−0.5	5.25	
I_{IK}	Control input clamp current	V_{IN} < 0		−50	mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O}$ < 0		−50	mA
$I_{I/O}$	ON-state switch current[5]			±64	mA
	Continuous current through V_{CC} or GND			±100	mA
T_{stg}	Storage temperature		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground, unless otherwise specified.
(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
(5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	6000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101	1000	

6.3 Recommended Operating Conditions

See [1].

			MIN	MAX	UNIT
V_{CC}	Supply voltage		3	4.3	V
V_{IH}	High-level control input voltage	V_{CC} = 3 V to 3.6 V	1.3	V_{CC}	V
		V_{CC} = 4.3 V	1.7	V_{CC}	
V_{IL}	Low-level control input voltage	V_{CC} = 3 V to 3.6 V	0	0.5	V
		V_{CC} = 4.3 V	0	0.7	
$V_{I/O}$	Data input/output voltage		0	V_{CC}	V
T_A	Operating free-air temperature		−40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to *Implications of Slow or Floating CMOS Inputs* (SCBA004).

6.4 Thermal Information

THERMAL METRIC[1]		TS3USB30	UNIT
		RSW (UQFN)	
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	117.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.2	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	23.2	°C/W

(1)   For more information about traditional and new thermal metrics, see *Semiconductor and IC Package Thermal Metrics* (SPRA953).

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)[1]

	PARAMETER	TEST CONDITIONS	MIN	TYP[2]	MAX	UNIT
V_{IK}	Control input clamp voltage	V_{CC} = 3 V, I_I = −18 mA			−1.2	V
I_{IN}	Control inputs	V_{CC} = 4.3 V, 0 V, V_{IN} = 0 to 4.3 V			±1	µA
I_{OZ}	D+ and D− OFF-state leakage current[3]	V_{CC} = 4.3 V, V_O = 0 to 3.6 V, V_I = 0, Switch OFF			±2	µA
I_{OFF}	Powered off leakage current	V_{CC} = 0 V, V_O = 0 to 4.3 V, V_I = 0, V_{IN} = V_{CC} or GND			±2	µA
I_{CC}	Supply current	V_{CC} = 4.3 V, $I_{I/O}$ = 0, Switch ON or OFF			1	µA
ΔI_{CC} [4]	Control inputs	V_{CC} = 4.3 V, V_{IN} = 2.6 V			10	µA
C_{in}	Control inputs digital input capacitance	V_{CC} = 0 V, V_{IN} = V_{CC} or GND		1		pF
$C_{io(OFF)}$	OFF-state input capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 3.3 V or 0, Switch OFF		2		pF
$C_{io(ON)}$	ON-state input capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 3.3 V or 0, Switch ON		7		pF
R_{ON}	ON-state resistance[5]	V_{CC} = 3 V, V_I = 0.4, I_O = −8 mA		6	10	Ω
ΔR_{ON}	ON-state resistance match between channels	V_{CC} = 3 V, V_I = 0.4, I_O = −8 mA		0.35		Ω
$R_{ON(flat)}$	ON-state resistance flatness	V_{CC} = 3 V, V_I = 0 V or 1 V, I_O = −8 mA		2		Ω

(1) V_{IN} and I_{IN} refer to control inputs. V_I, V_O, I_I, and I_O refer to data pins.
(2)   All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
(3)   For I/O ports, the parameter I_{OZ} includes the input leakage current.
(4)   This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
(5)   Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

6.6 Dynamic Electrical Characteristics

over operating range, T_A = −40°C to 85°C, V_{CC} = 3.3 V ± 10%, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP[1]	UNIT
X_{TALK}	Crosstalk	R_L = 50 Ω, f = 240 MHz, See Figure 6	−56	dB
O_{ISO}	OFF isolation	R_L = 50 Ω, f = 240 MHz, See Figure 5	−39	dB
BW	Bandwidth (−3 dB)	R_L = 50 Ω, C_L = 5 pF, See Figure 7	955	MHz

(1)   For Max or Min conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

6.7 Switching Characteristics

over operating range, T_A = –40°C to 85°C, V_{CC} = 3.3 V ± 10%, GND = 0 V

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
t_{pd}	Propagation delay[2] [3]	R_L = 50 Ω, C_L = 5 pF, See Figure 8		0.25		ns
t_{ON}	Line enable time, SEL to D, nD	R_L = 50 Ω, C_L = 5 pF, See Figure 4			30	ns
t_{OFF}	Line disable time, SEL to D, nD	R_L = 50 Ω, C_L = 5 pF, See Figure 4			25	ns
t_{ON}	Line enable time, $\overline{OE}$ to D, nD	R_L = 50 Ω, C_L = 5 pF, See Figure 4			30	ns
t_{OFF}	Line disable time, $\overline{OE}$ to D, nD	R_L = 50 Ω, C_L = 5 pF, See Figure 4			25	ns
$t_{SK(O)}$	Output skew between center port to any other port[2]	R_L = 50 Ω, C_L = 5 pF, See Figure 9			50	ps
$t_{SK(P)}$	Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$)[2]	R_L = 50 Ω, C_L = 5 pF, See Figure 9			20	ps
t_J	Total jitter[2]	R_L = 50 Ω, C_L = 5 pF, $t_R = t_F$ = 500 ps at 480 Mbps (PRBS = 2^{15} – 1)			20	ps

(1) For Max or Min conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.
(2) Specified by design
(3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

Product Folder Links: *TS3USB30*

6.8 Typical Characteristics

Figure 1. Gain vs Frequency

Figure 2. OFF Isolation

Figure 3. Crosstalk

Submit Documentation Feedback   7

Product Folder Links: *TS3USB30*

7 Parameter Measurement Information

TEST	R_L	C_L	V_{IN}
t_{ON}	50 Ω	5 pF	V_{CC}
t_{OFF}	50 Ω	5 pF	V_{CC}

A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r < 5 ns, t_f < 5 ns.

B. C_L includes probe and jig capacitance.

Figure 4. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})

Channel OFF: 1D to D

V_{SEL} = V_{CC}

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 5. OFF Isolation (O_{ISO})

Channel ON: 1D to D
Channel OFF: 2D to D
V_{SEL} = V_{CC}

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 6. Crosstalk (X_{TALK})

Product Folder Links: *TS3USB30*

Parameter Measurement Information (continued)

Figure 7. Bandwidth (BW)

Figure 8. Propagation Delay

Product Folder Links: *TS3USB30*

Parameter Measurement Information (continued)

Pulse Skew t_{SK(P)}

$$t_{SK(P)} = |\, t_{PHL} - t_{PLH}\,|$$

$$t_{SK(O)} = |t_{PLH1} - t_{PLH2}|\ \text{or}\ |t_{PHL1} - t_{PHL2}|$$

Output Skew t_{SK(P)}

Figure 9. Skew Test

Product Folder Links: *TS3USB30*

Parameter Measurement Information (continued)

Figure 10. ON-State Resistance (R_{ON})

Channel ON

$$r_{on} = \frac{V_{IN} - V_{OUT2} \text{ or } V_{OUT1}}{I_{IN}} \, \Omega$$

$V_{SEL} = V_{IH} \text{ or } V_{IL}$

Figure 11. OFF-State Leakage Current

OFF-State Leakage Current
Channel OFF
$V_{SEL} = V_{IH} \text{ or } V_{IL}$

Figure 12. Capacitance

$V_{BIAS} = V_{CC} \text{ or GND}$

$V_{SEL} = V_{CC} \text{ or GND}$

Capacitance is measured at 1D, 2D, D, and S inputs during ON and OFF conditions.

8 Detailed Description

8.1 Overview

The TS3USB30 is a high-bandwidth switch specially designed for the switching and isolating of high-speed USB 2.0 signals in systems with limited USB I/Os. The wide bandwidth (955 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs or from two different hosts to one corresponding output. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

8.2 Functional Block Diagram

8.3 Feature Description

The TS3USB30 has a bus-switch enable pin, $\overline{OE}$, that can place the signal paths in high impedance. This allows the user to isolate the bus when it is not in use and consume less current.

8.4 Device Functional Modes

The device functional modes are shown in Table 1.

Table 1. Truth Table

S	$\overline{OE}$	FUNCTION
X	H	Disconnect
L	L	D = D1
H	L	D = D2

Product Folder Links: *TS3USB30*

9 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB30 solution can effectively expand the limited USB I/Os by switching between multiple USB buses in order to interface them to a single USB hub or controller. TS3USB221 can also be used to connect a single controller to two USB connectors or controllers.

9.2 Typical Application

Figure 13. Application Diagram

9.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed. TI recommends that the digital control pins S and $\overline{OE}$ be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.

9.2.2 Detailed Design Procedure

The TS3USB30 can be properly operated without any external components. However, it is recommended that unused pins should be connected to ground through a 50-Ω resistor to prevent signal reflections back into the device.

Typical Application (continued)

9.2.3 Application Curves

Figure 14. Eye Pattern: 480-Mbps USB Signal With No Switch (Through Path)

Figure 15. Eye Pattern: 480-Mbps USB Signal With Switch NC Path

Figure 16. Eye Pattern: 480-Mbps USB Signal With Switch NO Path

Product Folder Links: *TS3USB30*

10 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the D+ and D– traces.

The high speed D+ and D– traces should always be matched lengths and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D– traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (V_{CC} or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground and power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimize the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).

11.2 Layout Example

Figure 17. Layout Recommendation

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:
- *High Speed Layout Guidelines*, SCAA082
- *USB 2.0 Board Design and Layout Guidelines*, SPRAAR7

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3USB30RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L67 ~ L6O)	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB30RSWR	UQFN	RSW	10	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q1
TS3USB30RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB30RSWR	UQFN	RSW	10	3000	184.0	184.0	19.0
TS3USB30RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0

RSW (R−PUQFN−N10)   PLASTIC QUAD FLATPACK NO−LEAD

1,85
1,75   A

                              B

      7   6
8   5

9   4   1,45
                              1,35
10   3

      1   2

Pin 1 Index Area

0,55
0,45   0,13 Nominal
                                   Lead Frame

                                   Seating Plane

      0,05 C   0,05
                            0,00
                        Seating Height

0,40

      0,20

0,55
0,45
      1   2
10   3

9   4   0,80

Pin 1 Identifier   5
0,10 X 45°
8

      7   6

9X 0,45   10X 0,25
    0,35   0,15

      ⊕ 0,07 Ⓜ C A B
         0,05 Ⓜ C

Bottom View

4208097/C 07/2008

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B. This drawing is subject to change without notice.
         C. QFN (Quad Flatpack No−lead) package configuration.
         D. This package complies to JEDEC MO−288 variation UDEE, except minimum package height.

RSW (R−PUQFN−N10)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Example Stencil Design
(Note D)

2,60
1,00
0,10x45°
Pin 1 ID
0,80
6x0,40
9x0,80
0,60
2,20
0,90
10x0,20

2,60
1,00
2x0,80
6x0,40
10x0,80
0,60
2,20
10x0,20

0,05
All Around
0,90
0,80
0,20

Example Solder Mask Opening
(Note E)

Example Pad Geometry
(Note C)

4208256/C   06/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

TEXAS
INSTRUMENTS
www.ti.com