

LMV951 1-V, 2.7-MHz, Zero Crossover Rail-to-Rail Input and Output Amplifier With Shutdown

1 Features

- (Typical 1-V Supply, Unless Otherwise Noted)
- Ensured 1-V, 380- μ A Single-Supply Operation
- Shutdown to 50-nA Supply Current
- Wide 2.7-MHz Bandwidth
- Rail-to-Rail Input With Zero Crossover
- No Input I_{BIAS} Current Reversal Over V_{CM} Range
- 1000-pF Output Drive Capability
- High-Output Drive Capability
 - Sink Current: 35 mA
 - Source Current: 45 mA
- Rail-to-Rail Buffered Output
 - At 600- Ω Load, 32 mV from Either Rail
 - At 2-k Ω Load, 12 mV from Either Rail
- Temperature Range -40°C to 125°C

2 Applications

- Battery Operated Systems
- Battery Monitoring
- Supply Current Monitoring

3 Description

The LMV951 amplifier is capable of operating at supply voltages from 0.9 V to 3 V with specified specs at 1-V and 1.8-V single supply.

The input common-mode range extends to both power supply rails without the offset transition zone and input bias current reversal inherent to most rail-to-rail input amplifiers.

Contrary to a conventional rail-to-rail output amplifier, the LMV951 has a buffered output stage, providing an open-loop gain which is relatively unaffected by resistive output loading. At 1-V supply voltage, the LMV951 is able to source and sink in excess of 35 mA and offers a gain bandwidth product of 2.7 MHz.


In shutdown mode, the LMV951 consumes less than 50 nA of supply current.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMV951	SOT (6)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Offset Voltage Change vs Common Mode




Table of Contents

1 Features	1	7.4 Device Functional Modes.....	15
2 Applications	1	8 Application and Implementation	18
3 Description	1	8.1 Application Information.....	18
4 Revision History	2	8.2 Typical Applications	18
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	21
6 Specifications	3	10 Layout	21
6.1 Absolute Maximum Ratings	3	10.1 Layout Guidelines	21
6.2 ESD Ratings.....	3	10.2 Layout Example	21
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	22
6.4 Thermal Information	4	11.1 Device Support	22
6.5 Electrical Characteristics: 1 V	4	11.2 Documentation Support	22
6.6 Electrical Characteristics: 1.8 V	5	11.3 Community Resources.....	22
6.7 Typical Characteristics	7	11.4 Trademarks	22
7 Detailed Description	15	11.5 Electrostatic Discharge Caution.....	22
7.1 Overview	15	11.6 Glossary	22
7.2 Functional Block Diagram	15	12 Mechanical, Packaging, and Orderable Information	22
7.3 Feature Description.....	15		


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2013) to Revision D	Page
<ul style="list-style-type: none"> Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section 	1

Changes from Revision B (April 2013) to Revision C	Page
<ul style="list-style-type: none"> Changed layout of National Data Sheet to TI format 	18

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
+IN	3	I	Noninverting Input
-IN	4	I	Inverting Input
Output	1	O	Output
Shutdown	5	I	Shutdown Input
V+	6	P	Positive Supply Voltage
V-	2	P	Negative Supply Voltage

6 Specifications

6.1 Absolute Maximum Ratings

See ⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply Voltage ($V^+ - V^-$)		3.1	V
V_{IN} Differential		± 0.3	V
Voltage at Input and Output Pin	$(V^+) + 0.3$	$(V^-) - 0.3$	V
Current at Input Pin		± 10	mA
Junction Temperature ⁽³⁾	-40	150	°C
Mounting Temperature, Infrared or Convection (20 s)		235	°C
Storage temperature	-60	150	°C

- (1) *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Recommended Operating Conditions* indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the *Electrical Characteristics*.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC Board.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾⁽²⁾	± 2000	V
	Machine model	± 200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Temperature Range ⁽¹⁾	-40	125	°C
Supply Voltage	0.9	3	V

(1) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC Board.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LMV951	UNIT
	DDC (SOT)	
	6 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance ⁽²⁾	170	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC Board.

6.5 Electrical Characteristics: 1 V

Unless otherwise specified, all limits specified for at $T_A = 25^\circ\text{C}$, $V^+ = 1$, $V^- = 0$ V, $V_{CM} = 0.5$ V, Shutdown = 0 V, and $R_L = 1$ M Ω . ⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V_{OS}	Input Offset Voltage	$T_A = 25^\circ\text{C}$		1.5	2.8	mV
		At the temperature extremes			3	
TC V_{OS}	Input Offset Average Drift			0.15		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current	$T_A = 25^\circ\text{C}$		32	80	nA
		At the temperature extremes			85	
I_{OS}	Input Offset Current			0.2		nA
CMRR	Common-Mode Rejection Ratio	$0\text{ V} \leq V_{CM} \leq 1\text{ V}$	$T_A = 25^\circ\text{C}$	67	77	dB
			At the temperature extremes	55		
		$0.1\text{ V} \leq V_{CM} \leq 1\text{ V}$	$T_A = 25^\circ\text{C}$	76	85	
			At the temperature extremes	73		
PSRR	Power Supply Rejection Ratio	$1\text{ V} \leq V^+ \leq 1.8\text{ V}$, $V_{CM} = 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	70	92	dB
			At the temperature extremes	67		
		$1\text{ V} \leq V^+ \leq 3\text{ V}$, $V_{CM} = 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	68	85	
			At the temperature extremes	65		
V_{CM}	Input Common-Mode Voltage Range	CMRR ≥ 67 dB	0		1.2	V
		CMRR ≥ 55 dB	At the temperature extremes	0		
A_V	Large Signal Voltage Gain	$V_{OUT} = 0.1\text{ V to } 0.9\text{ V}$ $R_L = 600\ \Omega \text{ to } 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	90	106	dB
			At the temperature extremes	85		
		$V_{OUT} = 0.1\text{ V to } 0.9\text{ V}$ $R_L = 2\text{ k}\Omega \text{ to } 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	90	112	
			At the temperature extremes	86		
V_{OUT}	Output Voltage Swing High	$R_L = 600\ \Omega \text{ to } 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	50	25	mV from rail
			At the temperature extremes	62		
		$R_L = 2\text{ k}\Omega \text{ to } 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	25	12	
			At the temperature extremes	36		
	Output Voltage Swing Low	$R_L = 600\ \Omega \text{ to } 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	70	32	
			At the temperature extremes	85		
		$R_L = 2\text{ k}\Omega \text{ to } 0.5\text{ V}$	$T_A = 25^\circ\text{C}$	35	10	
			At the temperature extremes	40		

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions is very limited self-heating of the device.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Electrical Characteristics: 1 V (continued)

Unless otherwise specified, all limits specified for at $T_A = 25^\circ\text{C}$, $V^+ = 1$, $V^- = 0$ V, $V_{CM} = 0.5$ V, Shutdown = 0 V, and $R_L = 1$ M Ω .⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
I_{OUT}	Output Short-Circuit Current ⁽⁴⁾	Sourcing $V_O = 0$ V, $V_{IN(DIFF)} = \pm 0.2$ V	$T_A = 25^\circ\text{C}$	20	45		mA
			At the temperature extremes	15			
		Sinking $V_O = 1$ V, $V_{IN(DIFF)} = \pm 0.2$ V	$T_A = 25^\circ\text{C}$	20	35		
			At the temperature extremes	13			
I_S	Supply Current	Active Mode $V_{SD} < 0.4$ V			370	480	μA
						520	
		Shutdown Mode $V_{SD} > 0.6$ V	$T_A = 25^\circ\text{C}$		0.01	1	
		At the temperature extremes				3	
SR	Slew Rate	See ⁽⁵⁾			1.4		V/ μs
GBWP	Gain Bandwidth Product				2.7		MHz
e_n	Input-Referred Voltage Noise	$f = 1$ kHz			25		nV/ $\sqrt{\text{Hz}}$
i_n	Input-Referred Current Noise	$f = 1$ kHz			0.2		pA/ $\sqrt{\text{Hz}}$
THD	Total Harmonic Distortion	$f = 1$ kHz, $A_V = 1$, $R_L = 1$ k Ω			0.02%		
I_{SD}	Shutdown Pin Current	Active Mode, $V_{SD} = 0$ V			.001	1	μA
		Shutdown Mode, $V_{SD} = 1$ V			.001	1	
V_{SD}	Shutdown Pin Voltage Range	Active Mode		0		0.4	V
		Shutdown Mode		0.65		1	

(4) The short-circuit test is a momentary test, the short-circuit duration is 1.5 ms.

(5) Number specified is the average of the positive and negative slew rates.

6.6 Electrical Characteristics: 1.8 V

Unless otherwise specified, all limits specified for at $T_A = 25^\circ\text{C}$, $V^+ = 1.8$ V, $V^- = 0$ V, $V_{CM} = 0.9$ V, Shutdown = 0 V, and $R_L = 1$ M Ω .⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V_{OS}	Input Offset Voltage	$T_A = 25^\circ\text{C}$			1.5	2.8	mV
		At the temperature extremes				3	
TC V_{OS}	Input Offset Average Drift				0.15		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current	$T_A = 25^\circ\text{C}$			36	80	nA
		At the temperature extremes				85	
I_{OS}	Input Offset Current				0.2		nA
CMRR	Common-Mode Rejection Ratio	$0 \text{ V} \leq V_{CM} \leq 1.8 \text{ V}$	$T_A = 25^\circ\text{C}$	82	93		dB
			At the temperature extremes	80			
PSRR	Power Supply Rejection Ratio	$1 \text{ V} \leq V^+ \leq 1.8 \text{ V}$, $V_{CM} = 0.5 \text{ V}$	$T_A = 25^\circ\text{C}$	70	92		dB
			At the temperature extremes	67			
		$1 \text{ V} \leq V^+ \leq 3 \text{ V}$, $V_{CM} = 0.5 \text{ V}$	$T_A = 25^\circ\text{C}$	68	85		
			At the temperature extremes	65			
V_{CM}	Input Common-Mode Voltage Range	CMRR ≥ 82 dB		-0.2		2	V
		CMRR ≥ 80 dB	At the temperature extremes	-0.2		2	
A_V	Large Signal Voltage Gain	$V_{OUT} = 0.2$ to 1.6 V $R_L = 600 \Omega$ to 0.9 V	$T_A = 25^\circ\text{C}$	86	110		dB
			At the temperature extremes	83			
		$V_{OUT} = 0.2$ to 1.6 V $R_L = 2 \text{ k}\Omega$ to 0.9 V	$T_A = 25^\circ\text{C}$	86	116		
			At the temperature extremes	83			

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions is very limited self-heating of the device.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Electrical Characteristics: 1.8 V (continued)

Unless otherwise specified, all limits specified for at $T_A = 25^\circ\text{C}$, $V^+ = 1.8\text{ V}$, $V^- = 0\text{ V}$, $V_{\text{CM}} = 0.9\text{ V}$, Shutdown = 0 V , and $R_L = 1\text{ M}\Omega$.⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT			
V_{OUT}	Output Voltage Swing High	$R_L = 600\ \Omega$ to 0.9 V	$T_A = 25^\circ\text{C}$	50	33		mV from rail			
			At the temperature extremes	60						
		$R_L = 2\text{ k}\Omega$ to 0.9 V	$T_A = 25^\circ\text{C}$	25	13					
			At the temperature extremes	34						
	Output Voltage Swing Low	$R_L = 600\ \Omega$ to 0.9 V	$T_A = 25^\circ\text{C}$	80	54					
			At the temperature extremes	105						
I_{OUT}	Output Short-Circuit Current ⁽⁴⁾	Sourcing $V_O = 0\text{ V}$, $V_{\text{IN(DIFF)}} = \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	50	85		mA			
			At the temperature extremes	35						
			Sinking $V_O = 1.8\text{ V}$, $V_{\text{IN(DIFF)}} = \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	45	80				
				At the temperature extremes	25					
		I_S	Supply Current	Active Mode $V_{\text{SD}} < 0.5\text{ V}$	$T_A = 25^\circ\text{C}$			570	780	μA
					At the temperature extremes				880	
Shutdown Mode $V_{\text{SD}} > 1.3\text{ V}$	$T_A = 25^\circ\text{C}$				0.3	2.2				
	At the temperature extremes					10				
SR	Slew Rate	See ⁽⁵⁾			1.4		V/ μs			
GBWP	Gain Bandwidth Product				2.8		MHz			
e_n	Input-Referred Voltage Noise	$f = 1\text{ kHz}$			25		nV/ $\sqrt{\text{Hz}}$			
i_n	Input-Referred Current Noise	$f = 1\text{ kHz}$			0.2		pA/ $\sqrt{\text{Hz}}$			
THD	Total Harmonic Distortion	$f = 1\text{ kHz}$, $A_V = 1$, $R_L = 1\text{ k}\Omega$			0.02%					
I_{SD}	Shutdown Pin Current	Active Mode, $V_{\text{SD}} = 0\text{ V}$.001	1	μA			
		Shutdown Mode, $V_{\text{SD}} = 1.8\text{ V}$.001	1				
V_{SD}	Shutdown Pin Voltage Range	Active Mode		0		0.5	V			
		Shutdown Mode		1.45		1.8				

(4) The short-circuit test is a momentary test, the short-circuit duration is 1.5 ms.

(5) Number specified is the average of the positive and negative slew rates.

6.7 Typical Characteristics

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 1. Supply Current vs Supply Voltage




Figure 2. Supply Current vs Supply Voltage in Shutdown Mode




Figure 3. Supply Current vs Shutdown Voltage




Figure 4. Supply Current vs Shutdown Voltage




Figure 5. Supply Current vs Shutdown Voltage




Figure 6. V_{OS} vs V_{CM}

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 7. V_{OS} vs V_{CM}




Figure 8. V_{OS} vs V_{CM}




Figure 9. V_{OS} vs Supply Voltage




Figure 10. I_{BIAS} vs V_{CM}




Figure 11. I_{BIAS} vs V_{CM}




Figure 12. I_{BIAS} vs V_{CM}

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 13. Sourcing Current vs Supply Voltage




Figure 14. Sinking Current vs Supply Voltage




Figure 15. Sourcing Current vs Output Voltage




Figure 16. Sinking Current vs Output Voltage




Figure 17. Sourcing Current vs Output Voltage




Figure 18. Sinking Current vs Output Voltage

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 19. Sourcing Current vs Output Voltage




Figure 20. Sinking Current vs Output Voltage




Figure 21. Positive Output Swing vs Supply Voltage




Figure 22. Negative Output Swing vs Supply Voltage




Figure 23. Positive Output Swing vs Supply Voltage




Figure 24. Negative Output Swing vs Supply Voltage

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 25. Open Loop Gain and Phase With Capacitive Load




Figure 26. Open Loop Gain and Phase With Resistive Load




Figure 27. Open Loop Gain and Phase With Capacitive Load




Figure 28. Open Loop Gain and Phase With Resistive Load




Figure 29. Open Loop Gain and Phase With Capacitive Load




Figure 30. Open Loop Gain and Phase With Resistive Load

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 31. Small Signal Transient Response, $A_V = +1$




Figure 32. Large Signal Transient Response, $A_V = +1$




Figure 33. Small Signal Transient Response, $A_V = +1$




Figure 34. Large Signal Transient Response, $A_V = +1$




Figure 35. Small Signal Transient Response, $A_V = +1$




Figure 36. Large Signal Transient Response, $A_V = +1$

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 37. Phase Margin vs Capacitive Load (Stability)




Figure 38. Phase Margin vs Capacitive Load (Stability)




Figure 39. Phase Margin vs Capacitive Load (Stability)




Figure 40. PSRR vs Frequency




Figure 41. CMRR vs Frequency




Figure 42. Input Referenced Voltage Noise vs Frequency

Typical Characteristics (continued)

Unless otherwise specified, all limits are specified for $T_A = 25^\circ\text{C}$, $V^+ = 1\text{ V}$, $V^- = 0\text{ V}$, $V_{CM} = V^+/2 = V_O$.




Figure 43. THD+N vs Frequency




Figure 44. THD+N vs Frequency




Figure 45. THD+N vs Frequency





Figure 46. Closed Loop Output Impedance vs Frequency

7 Detailed Description

7.1 Overview

The LMV951 device is low-voltage operational amplifier that utilizes an internal charge pump which allows for full rail-to-rail input and output operation from 1-V to 3-V supplies. An internal switching frequency from 10 MHz to 15 MHz is used for generating the internal voltages.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Battery Operated Systems

The maximum operating voltage is 3 V and the operating characteristics are ensured down to 1 V which makes the LMV951 an excellent choice for battery operated systems using one or two NiCd or NiMH cells. The LMV951 is also functional at 0.9 V making it an appropriate choice for a single cell alkaline battery.

7.3.2 Small Size

The small footprint of the LMV951 package is ideal for high density board systems. By using the small 6-pin SOT package, the amplifier can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.

7.4 Device Functional Modes

7.4.1 Shutdown Capability

While in shutdown mode, the LMV951 typically consumes less than 50 nA of supply current making it ideal for power conscious applications. Full functionality is restored within 3 μ s of enable.

The output is in a high impedance state during shutdown. Voltages may be applied to the inputs and output during shutdown provided they are within the legal $V+$ to $V-$ range.

7.4.2 Rail-to-Rail Input

The bipolar input stage provides rail-to-rail input operation with no input bias current reversal and a constant input offset voltage over the entire input common-mode range.

Device Functional Modes (continued)

The input contains protection diodes between the inputs to limit the differential voltage (voltage between the input pins). The LMV951 should NOT be used for comparator applications as the diodes will clamp the inputs together. These diodes may also cause issues with follower configurations during shutdown as crosstalk may occur between the input pins through these diodes.

7.4.3 Rail-to-Rail Output

The CMOS output stage provides a gain that is virtually independent of resistive loads and an output drive current in excess of 35 mA at 1 V. A further benefit of the output stage is that the LMV951 is stable in positive unity gain at capacitive loads in excess of 1000 pF.

The internal charge pumps are used to provide the needed headroom for the internal gate drive circuitry and does not enable the output to swing beyond the rails. The output swing is still bound by the V+ and V- rails.

7.4.4 Driving Capacitive Load

The unity gain follower is the most sensitive op amp configuration to capacitive loading. The LMV951 can drive up to 10,000 pF in this configuration without oscillation. If the application requires a phase margin greater than those shown in the datasheet graphs, a snubber network is recommended. The snubber offers the advantage of reducing the output signal ringing while maintaining the output swing which ensures a wider dynamic range; this is especially important at lower supply voltages.




Figure 47. Snubber Network to Improve Phase Margin

Table 1 gives recommended values for some common values of large capacitors. For these values $R_L = 2 \text{ k}\Omega$.

Table 1. Recommended Values for Snubbing Network

C_L	R_S	C_S
500 pF	330 Ω	6800 pF
680 pF	270 Ω	8200 pF
1000 pF	220 Ω	.015 μ F




Figure 48. 1000 pF and No Snubber




Figure 49. 1000 pF With Snubber

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The unique internal charge pumps allows the LMV951 to fully function at supply voltages as low as 0.9 V. This opens up new possibilities for unique low-voltage circuits that are not possible with standard amplifiers.

8.2 Typical Applications

8.2.1 Two Wire Line Transmission

The circuit shown in [Figure 50](#) can drive a long cable using only two wires; a combined single signal and power wire and ground. The robust output stage and low operating voltage of the LMV951 makes it an excellent choice for driving long cables.




Figure 50. Two Wire Line Driver

8.2.1.1 Design Requirements

When many sensors are located remotely from the control area the wiring becomes a significant expense. Using only two wires helps minimize the wiring expense in a large project such as an industrial plant. It is desired to both provide a buffered signal from the sensor as well as provide power to the sensor amplifier.

8.2.1.2 Detailed Design Procedure


TI recommends a power supply of 3 V to power this system. A1 and A2 are set up as unity gain buffers. Configuring A1 with the required gain is simple if a gain of greater than one is required. C₁ along with R₁ and R₂ are used to ensure the correct DC operating point at the input of A1.

C₄ along with R₅ and R₆ are used to set up the correct DC operating point for A2. C₁, C₃, and C₄ have been selected to give about a 20% droop with a 1-kHz square wave input.

8.2.1.3 Application Curves

[Figure 51](#) shows a 25-kHz signal after passing through 1000 ft of twisted-pair cable. [Figure 52](#) shows a 200 kHz signal after passing through 50 ft of twisted-pair cable.

Typical Applications (continued)



8.2.2 Bridge Configuration Amplifier




Figure 53. Bridge Amplifier

Some applications may benefit from doubling the voltage across the load. With $V^+ = 1\text{ V}$ a bridge configuration can provide a $2\text{-}V_{PP}$ output to the load with a resistance as low as $300\ \Omega$. The output stage of the LMV951 enables it to drive a load of $120\ \Omega$ and still swing at least 70% of the supply rails.

The bridge configuration shown in Figure 53 enables the amplifier to maintain a low dropout voltage thus maximizing its dynamic range. It has been configured in a gain of 1 and uses the fewest number of parts.

Resistor values have been selected to keep the current consumption to a minimum and voltage errors due to bias currents negligible. Using the selected resistor values makes this circuit quite practical in a battery operated design. R_1 , R_2 and R_5 , R_6 set up a virtual ground that is half of V^+ . The accuracy of the resistor values will establish how well the two virtual grounds match. Any errors in the virtual grounds will show as current across R_L when there is no input signal.

Typical Applications (continued)

AC coupling the input signal sets the DC bias point of this signal to the virtual ground of the circuit. Using the large resistor values with a 1- μF capacitor (C_1) sets the frequency rolloff of this circuit below 10 Hz.

- C_2 and C_3 are .01- μF ceramic capacitors that must be located as close as possible to pin 6, the V^+ pin. As covered in the power supply bypassing section these capacitors must have low ESR and a self resonant frequency above 15 MHz.
- C_4 is a 1 μF tantalum or electrolytic capacitor that should also be located close to the supply pin.
- To use the shutdown feature tie pin 5 of the two parts together and connect through a 470-k Ω resistor to V^+ . Add a switch between pin 5 and ground. Closing the switch keeps the parts in the active mode, opening the switch sets the parts in the shutdown mode without adding any additional current to V^+ .

8.2.3 Virtual Ground Circuit




Figure 54. Virtual Ground Circuit

Figure 54 shows the LMV951 being used in a system establishing a virtual ground. Having a buffered output stage gives this part the ability to handle load currents higher than 35 mA at 1 V.

R_3 and R_4 are used to set the voltage of the virtual ground. To maintain low noise the values should be from 1 k Ω to 10 k Ω . C_1 and C_2 provide the recommended bypassing for the LMV951. These capacitors must be placed as close as possible to pins 2 and 6.

9 Power Supply Recommendations

As in any high performance IC, proper power supply bypassing is necessary for optimizing the performance of the LMV951.

The internal 15-MHz voltage generator needs proper supply bypassing for optimum operation. A surface mount ceramic .01- μF capacitor must be located as close as possible to the V^+ and V^- pins (pins 2 and 6). This capacitor needs to have low ESR and a self resonant frequency above 15 MHz. A small tantalum or electrolytic capacitor with a value from 1 μF to 10 μF must also be located close to the LMV951.

10 Layout

10.1 Layout Guidelines

- The V^+ pin must be bypassed to ground with a low-ESR capacitor. The optimum placement is closest to the V^+ and ground pins.
- Take care to minimize the loop area formed by the bypass capacitor connection between V^+ and ground.
- The ground pin should be connected to the PCB ground plane at the pin of the device.
- The feedback components should be placed as close to the device as possible minimizing strays.

10.2 Layout Example




Figure 55. Layout Recommendation

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

LMV951 PSPICE Model, <http://www.ti.com/lit/zip/snom029>

TINA-TI SPICE-Based Analog Simulation Program, <http://www.ti.com/tool/tina-ti>

DIP Adapter Evaluation Module, <http://www.ti.com/tool/dip-adapter-evm>

TI Universal Operational Amplifier Evaluation Module, <http://www.ti.com/tool/opampevm>

TI Filterpro Software, <http://www.ti.com/tool/filterpro>

WEBENCH® Amplifier Designer, <http://www.ti.com/lstds/ti/analog/webench/amplifiers.page>

11.2 Documentation Support

11.2.1 Related Documentation

For additional applications, see the following: *AN-31 Op Amp Circuit Collection*, [SNLA140](#)

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV951MK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AS3A	Samples
LMV951MKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AS3A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV951MK/NOPB	SOT-23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV951MKX/NOPB	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV951MK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LMV951MKX/NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0

DDC (R-PDSO-G6)


PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - Falls within JEDEC MO-193 variation AA (6 pin).

DDC (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.