

TLV704 24V、150mA、3.2μA 静态电流、低压降线性稳压器

1 特性

- 输入电压范围：
 - 2.5V 至 24V (仅新芯片最大电压为 30V)
- 可配置的输出电压选项：
 - 固定：1.8V 至 5V
- 输出电流：高达 150 mA
- 超低 I_Q ：100mA 负载电流下为 3.4 μA
- 与 $\geq 0.47 \mu F$ 的输出电容器一起工作时可保持稳定
- 过流保护
- 封装：5 引脚 SOT-23 (DBV)
- 工作结温：-40°C 至 +125°C

2 应用

- 家庭和楼宇自动化
- 零售自动化和支付
- 电网基础设施
- 医疗应用
- 照明应用

3 说明

TLV704 低压降 (LDO) 线性稳压器是低静态电流器件，可提供采用微型封装、具有宽输入电压范围和实现低功耗运行的优势。因此，TLV704 专为电池供电型应用而设计，可用作低功耗微控制器的电源管理附件。

TLV704 LDO 在 100mA 负载电流下支持典型值为 850mV 的低压降。低静态电流 (典型值为 3.4μA) 在整个输出负载电流 (0mA 至 150 mA) 范围内都是稳定的。TLV704 还具有内部软启动功能，可降低浪涌电流。内置过流限制保护有助于在发生负载短路或故障时保护稳压器。

TLV704 采用 2.90mm × 1.60mm SOT23-5 封装，对于具有成本效益的电路板很有用。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
TLV704	DBV (SOT-23, 5)	2.90mm × 1.60mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。





图 3-1. TLV704xx 的静态电流与负载电流 (仅限新芯片)



典型应用

Table of Contents

1 特性	1	8 Application and Implementation	16
2 应用	1	8.1 Application Information.....	16
3 说明	1	8.2 Typical Application.....	16
4 Revision History	2	8.3 Best Design Practices.....	20
5 Pin Configuration and Functions	4	8.4 Power Supply Recommendations.....	21
6 Specifications	5	8.5 Layout.....	21
6.1 Absolute Maximum Ratings.....	5	9 Device and Documentation Support	22
6.2 ESD Ratings.....	5	9.1 Device Support.....	22
6.3 Recommended Operating Conditions.....	6	9.2 Documentation Support.....	22
Thermal Information.....	6	9.3 接收文档更新通知.....	22
6.4 Electrical Characteristics.....	7	9.4 支持资源.....	22
6.5 Typical Characteristics.....	8	9.5 Trademarks.....	22
7 Detailed Description	13	9.6 静电放电警告.....	22
7.1 Overview.....	13	9.7 术语表.....	22
7.2 Functional Block Diagram.....	13	10 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	13	Information	23
7.4 Device Functional Modes.....	15		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (December 2022) to Revision F (March 2023)	Page
• 将 <i>特性</i> 部分中的固定输出选项更改为显示选项范围，而不是单独显示每个选项.....	1
• Corrected the abs max rating of V_{OUT} pin for legacy chip	5
• Corrected the operating max range of V_{OUT} pin.....	6
• Corrected the supported output current range from 50 mA to 150 mA.....	6
• 更改了 <i>应用曲线</i> 部分.....	19

Changes from Revision D (January 2015) to Revision E (December 2022)	Page
• 更改了文档标题、 <i>特性</i> 、 <i>应用</i> 和 <i>说明</i> 部分，并在文档中添加了 M3 器件信息.....	1
• Changed <i>Pin Configuration and Functions</i> section.....	4
• Added new chip specific curves to <i>Typical Characteristics</i> section.....	8
• Changed <i>Overview</i> section.....	13
• Changed <i>Functional Block Diagram</i> image.....	13
• Changed <i>Feature Description</i> section.....	13
• Deleted thermal shutdown discussion from <i>Current Limit</i> section.....	14
• Changed <i>Normal Operation</i> section.....	15
• Changed <i>Dropout Operation</i> section.....	15
• Changed <i>Application Information</i> section.....	16
• Added <i>External Capacitor Requirements</i> , <i>Reverse Current</i> , and <i>Power Dissipation</i> sub-sections to <i>Detailed Design Procedure</i> section.....	16
• Changed <i>Input and Output Capacitor Requirements</i> section.....	16
• Added <i>Reverse Current</i> section.....	17
• Changed <i>Estimating Junction Temperature</i> section.....	18
• Added <i>Best Design Practices</i> section.....	20
• Changed <i>Power Supply Recommendations</i> section.....	21
• Changed <i>Layout Guidelines</i> section.....	21
• Changed <i>Power Dissipation</i> section: changed title and deleted last sentence from section.....	21

-
- Added M3 row to *Available Options* table.....[22](#)
-

5 Pin Configuration and Functions




图 5-1. DBV Package, 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	DBV		
GND	1	—	Ground pin.
IN	2	I	Input supply pin. A capacitor with a value of 0.1 μF or larger is recommended from this pin to ground. See the Input and Output Capacitor Requirements section for more information.
OUT	3	O	Output of the regulator. A capacitor with a value of 1 μF or larger is required from this pin to ground. ⁽¹⁾ See the Input and Output Capacitor Requirements section for more information.
NC	4, 5	—	Not internally connected. This pin can be left open or tied to ground for improved thermal performance.

- (1) The nominal output capacitance must be greater than 0.47 μF . Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 0.47 μF .

6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
Voltage	V _{IN} (for legacy chip only)	– 0.3	24	V
	V _{IN} (for new chip only)	– 0.3	30	
Voltage	V _{OUT} (for legacy chip only)	– 0.3	5.0	V
Voltage	V _{OUT} (for fixed output new chip only)	– 0.3	2 × V _{OUT(typ)} or V _{IN} + 0.3 or 5.5 (whichever is lower)	V
Current	Peak output current	Internally limited		
Temperature	Junction, T _J	– 40	150	°C
	Storage, T _{stg}	– 65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	2.5		24	V
V _{OUT}	Output voltage	1.205		5	V
I _{OUT}	Output current	0		150	mA
C _{IN}	Input capacitor ⁽²⁾	0	0.047		μF
C _{OUT}	Output capacitor (for legacy chip only)	0.47	1		
	Output capacitor (for new chip only) ⁽³⁾	1			
T _J	Operating junction temperature	-40		125	°C

- (1) All voltages are with respect to GND.
- (2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.047 μF is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system level instability such as ringing or oscillation, especially in the presence of load transients.
- (3) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 0.47 μF minimum for the stability.

Thermal Information

THERMAL METRIC ⁽¹⁾		Legacy Chip	New Chip	UNIT
		DBV (SOT-23)	DBV (SOT-23)	
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	213.1	170.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	110.9	68.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	97.4	76.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter	22.0	10.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	78.4	76.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

6.4 Electrical Characteristics

over operating junction temperature range ($T_J = -40^{\circ}\text{C}$ to 125°C), $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 1\text{ mA}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range ⁽¹⁾	$T_J = 25^{\circ}\text{C}$			24	V
V_{OUT}	Output voltage range ⁽¹⁾	$T_J = 25^{\circ}\text{C}$	1.2		5	V
V_{OUT}	DC output accuracy ⁽¹⁾	$T_J = 25^{\circ}\text{C}$	- 2		2	%
I_{GND}	Ground pin current (legacy chip) ⁽³⁾	$I_{OUT} = 0\text{ mA}$, $T_J = 25^{\circ}\text{C}$		3.2	4.5	μA
		$I_{OUT} = 100\text{ mA}$, $T_J = 25^{\circ}\text{C}$		3.2	5.5	
	Ground pin current (new chip) ⁽³⁾	$I_{OUT} = 0\text{ mA}$, $T_J = 25^{\circ}\text{C}$		3.2	4.1	
		$I_{OUT} = 100\text{ mA}$, $T_J = 25^{\circ}\text{C}$		3.4	4.5	
$\Delta V_{OUT} (\Delta I_{OUT})$	Load regulation	$V_{OUT} < 3.3\text{V}$, $0 < I_{OUT} < 10\text{ mA}$, $T_J = 25^{\circ}\text{C}$		10		mV
		$V_{OUT} < 3.3\text{V}$, $0 < I_{OUT} < 50\text{ mA}$, $T_J = 25^{\circ}\text{C}$		25		
		$V_{OUT} < 3.3\text{V}$, $0 < I_{OUT} < 100\text{ mA}$, $T_J = 25^{\circ}\text{C}$		33	50	
		$V_{OUT} \geq 3.3\text{ V}$, $0 < I_{OUT} < 10\text{ mA}$, $T_J = 25^{\circ}\text{C}$		7		
		$V_{OUT} \geq 3.3\text{ V}$, $0 < I_{OUT} < 50\text{ mA}$, $T_J = 25^{\circ}\text{C}$		35		
		$V_{OUT} \geq 3.3\text{ V}$, $0 < I_{OUT} < 100\text{ mA}$, $T_J = 25^{\circ}\text{C}$		50	75	
$\Delta V_{OUT} (\Delta V_{IN})$	Line regulation ⁽¹⁾	$V_{OUT(nom)} + 1\text{ V} \leq V_{IN} \leq 24\text{ V}$, $T_J = 25^{\circ}\text{C}$		20	50	mV
I_{CL}	Output current limit (legacy chip)	$V_{OUT} = 0\text{ V}$, $T_J = 25^{\circ}\text{C}$	160		1000	mA
	Output current limit (new chip)		160		500	
PSRR	Power-supply ripple rejection	$f = 100\text{ kHz}$, $C_{OUT} = 10\text{ }\mu\text{F}$		60		dB
V_{DO}	Dropout voltage	$V_{IN} = V_{OUT(nom)} - 0.1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $T_J = 25^{\circ}\text{C}$		75		mV
		$V_{IN} = V_{OUT(nom)} - 0.1\text{ V}$, $I_{OUT} = 50\text{ mA}$, $T_J = 25^{\circ}\text{C}$		400		
		$V_{IN} = V_{OUT(nom)} - 0.1\text{ V}$, $I_{OUT} = 100\text{ mA}$, $T_J = 25^{\circ}\text{C}$		850	1100	
T_J	Operating junction temperature		- 40		125	$^{\circ}\text{C}$

- (1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or the value shown for *Input voltage* in this table, whichever is greater.
(2) This device employs a leakage null control circuit. This circuit is active only if output current is less than pass transistor leakage current. The circuit is typically active when output load is less than $5\text{ }\mu\text{A}$, V_{IN} is greater than 18 V , and die temperature is greater than 100°C .

6.5 Typical Characteristics

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 6-1. Line Regulation for Legacy Chip




图 6-2. Line Regulation for New Chip




图 6-3. Load Regulation ($V_{OUT} = 3.3\text{ V}$) for Legacy Chip




图 6-4. Load Regulation ($V_{OUT} = 3.3\text{ V}$) for New Chip




图 6-5. Output Voltage vs Junction Temperature for Legacy Chip




图 6-6. Output Voltage vs Junction Temperature for New Chip

6.5 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 6-7. Dropout Voltage vs Input Voltage (TLV70433) for Legacy Chip




图 6-8. Dropout Voltage vs Input Voltage (TLV70433) for New Chip




图 6-9. Dropout Voltage vs Output Current for Legacy Chip




图 6-10. Dropout Voltage vs Output Current for New Chip




图 6-11. Ground Current vs Junction Temperature for Legacy Chip




图 6-12. Ground Current vs Junction Temperature for New Chip

6.5 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 6-13. Ground Pin Current vs Input Voltage for Legacy Chip




图 6-14. Ground Pin Current vs Input Voltage for New Chip




图 6-15. Ground Pin Current vs Load Current for Legacy Chip




图 6-16. Ground Pin Current vs Load Current for New Chip




图 6-17. Current Limit vs Junction Temperature for Legacy Chip




图 6-18. Current Limit vs Junction Temperature for New Chip

6.5 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 6-19. Output Spectral Noise Density vs Frequency for Legacy Chip




图 6-20. Output Spectral Noise Density vs Frequency for New Chip




图 6-21. Power-Supply Ripple Rejection vs Frequency for Legacy Chip




图 6-22. Power-Supply Ripple Rejection vs Frequency for New Chip




图 6-23. Power-Up, Power-Down for Legacy Chip




图 6-24. Power-Up, Power-Down for New Chip

6.5 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or 2.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $C_{IN} = 1\text{ }\mu\text{F}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




图 6-25. Line Transient Response for Legacy Chip




图 6-26. Line Transient Response for New Chip




图 6-27. Load Transient Response for Legacy Chip




图 6-28. Load Transient Response for New Chip




图 6-29. Line Transient Response for New Chip





图 6-30. Dropout Exit Transient Response for New Chip

7 Detailed Description

7.1 Overview

The TLV704 low-dropout regulator (LDO) consumes only 3.4 μA of quiescent current across the entire output current range, and offers a wide input voltage range and low-dropout voltage in a small package. The device, which operates over an input range of 2.5 V to 24 V, is stable with any output capacitor greater than or equal to 0.47 μF . The low quiescent current across the complete load current range makes the TLV704 designed for powering battery-operated applications. The TLV704 has internal soft-start to control inrush current into the output capacitor. This LDO also has overcurrent protection during a load-short or fault condition on the output.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Wide Supply Range

This device has an operational input supply range of 2.5 V to 24 V, allowing for a wide range of applications. This wide supply range is designed for applications that have either large transients or high DC voltage supplies.

7.3.2 Low Quiescent Current

This device only requires 3.4 μA (typical) of quiescent current across the complete load current range (0 mA to 150 mA) and has a maximum current consumption of 4.5 μA (for new device only) at -40°C to $+125^{\circ}\text{C}$.

7.3.3 Dropout Voltage (V_{DO})

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{\text{IN}} - V_{\text{OUT}}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the [Recommended Operating Conditions](#) table. In dropout operation, the pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to maintain output regulation, the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ($R_{\text{DS(ON)}}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Use [方程式 1](#) to calculate the $R_{\text{DS(ON)}}$ of the device.

$$R_{\text{DS(ON)}} = \frac{V_{\text{DO}}}{I_{\text{RATED}}} \quad (1)$$

7.3.4 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. For more information on current limits, see the [Know Your Limits application note](#).

图 7-1 shows a diagram of the current limit.




图 7-1. Current Limit

7.4 Device Functional Modes

表 7-1 provides a quick comparison between the normal, dropout, and disabled modes of operation.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER	
	V_{IN}	I_{OUT}
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$I_{OUT} < I_{CL}$
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	$I_{OUT} < I_{CL}$

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is greater than -40°C and less than $+125^{\circ}\text{C}$

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The TLV704 LDO regulator is designed for battery-powered applications and is a good attachment to low-power microcontrollers (such as the [MSP430](#)) because of the device low I_Q performance across the entire load current range. The ultra-low supply current of the TLV704 maximizes efficiency at light loads, and the high input voltage range and flexibility of output voltage selection in fixed output levels makes the device applicable for supplies such as unconditioned solar panels.

8.2 Typical Application




图 8-1. Typical Application

8.2.1 Design Requirements

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

8.2.2 Detailed Design Procedure

8.2.2.1 External Capacitor Requirements

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

8.2.2.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than $0.5\ \Omega$. A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved by using a large output capacitor. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table for stability.

8.2.2.3 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the PMOS pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3 \text{ V}$. These conditions are:

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated. Limit reverse current to 5% or less of the rated output current of the device in the event this current cannot be avoided.

图 8-2 shows one approach for protecting the device.




图 8-2. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.2.2.4 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (3)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the [Thermal Information](#) table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.2.2.5 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The [Thermal Information](#) table lists the primary thermal metrics, which are the junction-to-top characterization parameter (Ψ_{JT}) and junction-to-board characterization parameter (Ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (Ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (Ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \Psi_{JT} \times P_D \quad (4)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \Psi_{JB} \times P_D \quad (5)$$

where:

- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

8.2.3 应用曲线




图 8-3. 旧芯片的加电、断电




图 8-4. 新芯片的加电、断电




图 8-5. 旧芯片的线路瞬态响应




图 8-6. 新芯片的线路瞬态响应




图 8-7. 旧芯片的负载瞬态响应




图 8-8. 新芯片的负载瞬态响应




图 8-9. 新芯片的线路瞬态响应




图 8-10. 新芯片的压降退出瞬态响应

8.3 Best Design Practices

Place at least one 0.47- μF capacitor as close as possible to the OUT and GND pins of the regulator.

Do not connect the output capacitor to the regulator using a long, thin trace.

Connect an input capacitor as close as possible to the IN and GND pins of the regulator for best performance.

Do not exceed the absolute maximum ratings.

8.4 Power Supply Recommendations

The TLV704 is designed to operate from an input voltage supply range between 2.5 V and 24 V. The input voltage range must provide adequate headroom for the device to have a regulated output. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during start-up or load transient events. If inductive impedances are unavoidable, use an input capacitor.

8.5 Layout

8.5.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed-circuit-board and as near as practical to the respective LDO pin connections. Place ground return connections for the input and output capacitors as close to the GND pin as possible, using wide, component-side, copper planes. Do not use vias and long traces to create LDO circuit connections to the input capacitor, output capacitor, or the resistor divider because this practice negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage and shield the LDO from noise.

8.5.1.1 Power Dissipation

To provide reliable operation, worst-case junction temperature must not exceed 125°C. This restriction limits the power dissipation the regulator can handle in any given application. To make sure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using [方程式 6](#):

$$P_{D(max)} = \frac{T_{Jmax} - T_A}{R_{\theta JA}} \quad (6)$$

where:

- T_{Jmax} is the maximum allowable junction temperature
- $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package (see the [Thermal Information](#) table)
- T_A is the ambient temperature

The regulator dissipation is calculated using [方程式 7](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (7)$$

8.5.2 Layout Example




图 8-11. Layout Example for the DBV Package

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV704. The [TLV70433DBVEVM-712 evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

9.1.2 Device Nomenclature

表 9-1. Available Options⁽¹⁾

PRODUCT	V _{OUT}
TLV704xxyyyz Legacy chip	xx is the nominal output voltage (for example 33 = 3.3 V). yyy is the package designator. z is the package quantity.
TLV704xxyyyzM3 New chip	xx is the nominal output voltage (for example 33 = 3.3 V). yyy is the package designator. z is the package quantity. M3 is a suffix designator for newer chip redesigns, fabricated on the latest TI process technology.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TLV70433DBVEVM-712, TLV70433PKEVM-712 Evaluation Modules user guide](#)

9.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV70418DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NG	Samples
TLV70430DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QUQ	Samples
TLV70430DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QUQ	Samples
TLV70433DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAO	Samples
TLV70433DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAO	Samples
TLV70433DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAO	Samples
TLV704345DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	13T	Samples
TLV704345DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	13T	Samples
TLV704345DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	13T	Samples
TLV70436DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAW	Samples
TLV70436DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAW	Samples
TLV70436DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAW	Samples
TLV70450DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAX	Samples
TLV70450DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAX	Samples
TLV70450DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAX	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70418DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70418DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70418DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70430DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70430DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70430DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70433DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70433DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70433DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70433DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV704345DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV704345DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV704345DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV704345DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV704345DBVRM3	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV704345DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70436DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70436DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70436DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70436DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70436DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70450DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70450DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70450DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70450DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70450DBVRM3	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV70450DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70450DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70418DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70418DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70418DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70430DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70430DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70430DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV70433DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70433DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70433DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV70433DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV704345DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV704345DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV704345DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV704345DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV704345DBVRM3	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV704345DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV70436DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70436DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70436DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70436DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70436DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV70450DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70450DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70450DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70450DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV70450DBVRM3	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70450DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV70450DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司